“A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer”. Diyala Journal of Engineering Sciences 11, no. 2 (June 1, 2018): 60–66. Accessed September 17, 2025. https://www.djes.info/index.php/djes/article/view/154.