A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer. DJES [Internet]. 2018 Jun. 1 [cited 2025 Apr. 30];11(2):60-6. Available from: https://www.djes.info/index.php/djes/article/view/154